



Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((((((bank\*, section\*, portion\*, partition\*) &lt;near/12&gt; (correspond\*, respect\*, correlat\*, m..."

Your search matched 6 of 48 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#)

## » Search Options

[View Session History](#)[New Search](#)

## » Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

## Modify Search


☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

 [Select All](#) [Deselect All](#)

- ☐ 1. **A low-complexity calibration algorithm for current steering DACs**  
 Hristov, H.;  
Electronics Technology: Meeting the Challenges of Electronics Technology Progress, 2004, 27th International Seminar on  
 Volume 1, 13-16 May 2004 Page(s):162 - 166 vol.1  
[AbstractPlus](#) | Full Text: [PDF\(222 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 2. **Low power parallel spread-spectrum correlator**  
 Garrett, D.; Stan, M.;  
Circuits, Devices and Systems, IEE Proceedings-  
 Volume 146, Issue 4, Aug. 1999 Page(s):191 - 196  
 Digital Object Identifier 10.1049/ip-cds:19990473  
[AbstractPlus](#) | Full Text: [PDF\(508 KB\)](#) IET JNL
- ☐ 3. **Coded spreading with m-sequences**  
 Ekici, O.;  
Vehicular Technology Conference, 2005, VTC 2005-Spring, 2005 IEEE 61st  
 Volume 1, 30 May-1 June 2005 Page(s):659 - 663 Vol. 1  
 Digital Object Identifier 10.1109/VETECS.2005.1543374  
[AbstractPlus](#) | Full Text: [PDF\(3320 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 4. **Low latency and power efficient VD using register exchanged state-mapping algorithm**  
 Sang-Ho Seo; Sin-Chong Park;  
System-on-Chip for Real-Time Applications, 2005, Proceedings, Fifth International Workshop on  
 20-24 July 2005 Page(s):380 - 384  
 Digital Object Identifier 10.1109/IWSOC.2005.81  
[AbstractPlus](#) | Full Text: [PDF\(216 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 5. **Physical register inlining**  
 Lipasti, M.H.; Mestan, B.R.; Gunadi, E.;  
Computer Architecture, 2004, Proceedings, 31st Annual International Symposium on  
 19-23 June 2004 Page(s):325 - 335  
 Digital Object Identifier 10.1109/ISCA.2004.1310785  
[AbstractPlus](#) | Full Text: [PDF\(416 KB\)](#) IEEE CNF

[Rights and Permissions](#)**6. A cell-based datapath synthesizer for ASICs**

Ginetti, A.; Mahmood, M.; Sharma, B.;

[ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International](#)

27 Sept.-1 Oct. 1993 Page(s):416 - 419

Digital Object Identifier 10.1109/ASIC.1993.410750

[AbstractPlus](#) | Full Text: [PDF](#)(252 KB) [IEEE CNF](#)[Rights and Permissions](#)[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE

Indexed by  
 Inspec